This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

BLACK BORDERS

IMAGE CUT OFF AT TOP, BOTTOM OR SIDES

FADED TEXT OR DRAWING

BLURRED OR ILLEGIBLE TEXT OR DRAWING

SKEWED/SLANTED IMAGES

COLOR OR BLACK AND WHITE PHOTOGRAPHS

GRAY SCALE DOCUMENTS

LINES OR MARKS ON ORIGINAL DOCUMENT

REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

OTHER:

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.





UNITED STATES PATENT AND TRADEMARK OFFICE



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/672,223	09/27/2000	Yun-Sang Lee	AB-1043 US	6183	
30593 75	590 08/12/2004		EXAM	EXAMINER	
HARNESS, DICKEY & PIERCE, P.L.C.			CHAUDRY, MUJTABA M		
P.O. BOX 8910 RESTON, VA			ART UNIT	PAPER NUMBER	
,			2133	2133	
			DATE MAILED: 08/12/2004	DATE MAILED: 08/12/2004	

Please find below and/or attached an Office communication concerning this application or proceeding.

				11 6
		Application No.	Applicant(s)	The s
Office Action Summary		09/672,223	LEE, YUN-SANG	V
		Examiner	Art Unit	
		Mujtaba K Chaudry	2133	
Period fo	The MAILING DATE of this communicati or Reply	ion appears on the cover sheet wi	th the correspondence addre	ss
THE - Exte after - If the - If NO - Failt Any	ORTENED STATUTORY PERIOD FOR MAILING DATE OF THIS COMMUNICAT nsions of time may be available under the provisions of 37 SIX (6) MONTHS from the mailing date of this communicate period for reply specified above is less than thirty (30) day operiod for reply is specified above, the maximum statutor ure to reply within the set or extended period for reply will, the reply received by the Office later than three months after the patent term adjustment. See 37 CFR 1.704(b).	FION. CFR 1.136(a). In no event, however, may a relation. /s, a reply within the statutory minimum of thirt y period will apply and will expire SIX (6) MON by statute, cause the application to become AB	eply be timely filed y (30) days will be considered timely. THS from the mailing date of this commit ANDONED (35 U.S.C. § 133).	unication.
Status				
1)[\]	Responsive to communication(s) filed or	n <i>17 May 2004</i> .		
· —		This action is non-final.		
3)	Since this application is in condition for a closed in accordance with the practice u		·	erits is
Disposit	ion of Claims			
5)	Claim(s) 1-12,14-16 and 18-20 is/are per 4a) Of the above claim(s) is/are we Claim(s) is/are allowed. Claim(s) 1-12,14-16 and 18-20 is/are rej Claim(s) is/are objected to. Claim(s) are subject to restriction	rithdrawn from consideration.		
Applicat	ion Papers			
9)[The specification is objected to by the Ex	caminer.		
10)	The drawing(s) filed on is/are: a)[accepted or b) objected to	by the Examiner.	
	Applicant may not request that any objection		, ,	
11)	Replacement drawing sheet(s) including the The oath or declaration is objected to by	•	· •	` ,
Priority (under 35 U.S.C. § 119			
a)	Acknowledgment is made of a claim for f All b) Some * c) None of: 1. Certified copies of the priority doc 2. Certified copies of the priority doc 3. Copies of the certified copies of the application from the International See the attached detailed Office action for	uments have been received. uments have been received in A ne priority documents have been Bureau (PCT Rule 17.2(a)).	pplication No received in this National Sta	ge
Attachmer	nt(s)			
	ce of References Cited (PTO-892)		ummary (PTO-413)	
3) 🔲 Infor	ce of Draftsperson's Patent Drawing Review (PTO-5 mation Disclosure Statement(s) (PTO-1449 or PTO er No(s)/Mail Date	· /	s)/Mail Date nformal Patent Application (PTO-15. 	2)

DETAILED ACTION

Response to Amendment

Applicant's arguments/amendments with respect to amended claims 1-4, and previously presented claims 5-12, 14, 15 and 18-20 filed May 17, 2004 have been fully considered but are not persuasive. As a note of reference, claims 13 and 17 have been cancelled, see paper No. 13. The Examiner would like to point out that this action is made final (See MPEP 706.07a).

Applicant contends, "... Surlekar (prior art of record) fails to disclose a data output buffer for transferring the internal signals externally from the integrated circuit device through data input/output pads, the data input/output pads being shared by the internal signals and the data..." The Examiner disagrees. Surlekar teaches (abstract) that the design for testability (DFT) techniques used in dynamic random access memories reduce the time required testing use parallel read/write procedures and similar techniques. The technique of Surlekar compares actual data signal output with an expected data signal in parallel resulting in a faster determination of the memory status. The additional apparatus is incorporated in the memory unit in the vicinity of the group of storage cells under test. By appropriate selection of the location and function of the apparatus, the test apparatus can result in a smaller chip size, faster processing operation, and lower power consumption. The DFT technique reduces the time for testing by incorporating parallel read/write procedures along with additional test procedures. Surlekar teaches (Figure 1) data input/output buffer 16 that is transfers internal signals externally via data out register 17 as stated in the present application.

Applicant contends, "... Surlekar fails to disclose the internal signals to control internal operations of the integrated circuit." The Examiner disagrees. Surlekar teaches (Figure 1 and col. 1, lines 14-59) a block diagram of a semiconductor memory unit. In the memory unit, ADDRESS SIGNALs are applied to row address buffers 11 and to column address buffers 12. The ADDRESS SIGNALs stored in the row address buffers 11 are applied to the row decode unit 13 and to the timing and control unit 19, while the ADDRESS SIGNALs stored in the column address buffers are applied to the column decode unit 14 and to the data input/output buffers 16. The signals from the row decode unit 13 and the column decode unit 14 are applied to the memory array 15, the signals applied to the memory array 15 specifying a group of memory array cells to be manipulated in response to control signals. Control signals are applied to the timing and control circuit 19. Output signals from the timing and control unit 19 are applied to the data input/output buffers 16. The memory array unit 15 applies signals to, and receives signals from, the data input/output buffers 16. The data input/output buffers 16 receive signals from the data in register 18 and applies signals to the data out register 17. DATA SIGNALs are applied to the data in register and are received from the data out register 17.

Applicant contends, "Surlekar fails to disclose data output buffer for transferring internal integrated circuit signals externally through data input/output pads wherein the internal signals are used for addressing storage locations and for controlling internal operations of the integrated circuit." The Examiner disagrees. In view of above comments and Figure 1, Surlekar teaches data input/output buffers 16. Furthermore, Surlekar teaches (col. 1, lines 28-29), "... control signals are applied to the timing and control circuit." The Examiner would like to point out that the same control signals that are being applied to the timing and control circuit are being applied

to the row decode and column decode units, which are used to address storage locations and controlling internal operations of the integrated circuit.

Applicant contend, "Surlekar fails to disclose a selection circuit for receiving internal signals in response to selection signals corresponding to test information signals where the internal signals are used for addressing storage locations and controlling internal operations." The Examiner disagrees. Surlekar teaches (Figure 3) the selection of one of the addressed storage cells in each quadrant (i.e., shown by the x's in FIG. 2A) is illustrated. Each addressed storage cell is coupled to a sense amplifier 31-34. The output signals from the sense amplifiers 31-34 are applied to selection circuit 35. In response to a SELECT LOCAL INPUT/OUTPUT AMPLIFIER SIGNAL, the DATA SIGNAL from one of the sense amplifiers 31-34 is applied to a predetermined data line 36.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claim 1-12, 14-16 and 18-20 are rejected under 35 U.S.C. 102(b) as being anticipated by Surlekar (USPN 5668764). See paper No. 8.

The Examiner disagrees with the Applicant and maintains rejections with respect to amended claims 1-4, and previously presented claims 5-12, 14-16 and 18-20. All arguments have been

Application/Control Number: 09/672,223

Art Unit: 2133

considered. It is the Examiner's conclusion that amended claims 1-4, and previously presented claims 5-12, 14-16 and 18-20 are not patentably distinct or non-obvious over the prior art of record. See prior office actions, paper No. 8, 10.

Conclusion

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Any inquiries concerning this communication should be directed to the examiner,

Mujtaba Chaudry who may be reached at 703-305-7755. The examiner may normally be reached

Mon – Thur 7:30 am to 4:30 pm and every other Fri 8:00 am to 4:00 pm.

If attempts to reach the examiner by telephone are unsuccessful, please contact the examiner's supervisor, Albert DeCady at 703-305-9595. The fax phone number for the organization where this application is assigned is 703-746-7239.

Any inquiry of general nature or relating to the status of this application or proceeding

should be directed to the receptionist at 703-305-3900.

Mujtaba Chaudry Art Unit 2133

August 4, 2004

TECHNOLOGY CENTER 200